

TOP SECRET





Fig. 32.5000






FIG. 24: 560




Figure 25-55





Figure 3-6



Ref: 675800




FIG. 8

FIG. 8




FIG. 9

FOO50" 588F5860




FIG. 10




FIG. 11

FIG. 11




FIG. 12

FIG. 12




FIG. 13

FIG. 13




FIG. 14(a)




FIG. 14(b)




FIG. 15(a)

FIG. 15(a)




FIG. 15(b)




FIG. 16




FIG. 17(a)




FIG. 17(b)




FIG. 8a






Fig. 9.3.9





[illegible]

FIG. 22

FIG. 22




FIG. 23

FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28 (a)




FIG. 28 (b)




FIG. 28 (a)

FIG. 29 (a)




FIG. 29 (b)




FIG. 29 (a)

F I G. 30 (a)




FIG. 30 (b)




FIG. 31 (a)




FIG. 31 (b)





FIG. 31 (a) and (b) are schematic diagrams of a control logic circuit. The circuit is shown in two states: (a) CONTROL SIGNAL=H and (b) CONTROL SIGNAL=L. The circuit includes a central block labeled CTL, which receives inputs from TIN (VSYNC, HSYNC, CLK) and CONTROL SIGNAL. The circuit outputs four signals: GST(60Hz), GCK(15.75kHz), SST(31.5kHz), and SCK(3.15MHz) in state (a), and GST(60Hz), GCK(7.875kHz), SST(15.75kHz), and SCK(3.15MHz) in state (b).

FIG. 3280






Fig. 534666




FIG. 35




Fig. 33.6




Fig. 37





FIG. 338






FIG. 5A0000




FIG. 41

100050-58015800




Fig. 5425800




FIG. 43 (a)




FIG. 43 (b)




FIG. 44 (a)




FIG. 44 (b)




FIG. 45(a)




FIG. 45(b)




Fig. 5.416




Fig. 5.347.800




FIG. 48

FIG. 48




FIG. 49

FIG. 49




FIG. 50




FIG. 51




FIG. 52




FIG. 53 (a)




FIG. 53 (b)




FIG. 54




FIG. 54

FIG. 55(a)




FIG. 55(b)




FIG. 56(a)




FIG. 56(b)





Fig. 5.57.500



FOCUS 56T560

FIG. 58




FIG. 59




FIG. 59

FIG. 60




FIG. 60

FIG. 61(a)




FIG. 61(b)




FIG. 62(a)




FIG. 62(b)




FIG. 63(a)




FIG. 63(b)




FIG. 64 (a)




FIG. 64 (b)




FIG. 65

FIG. 65




FIG. 66

FIG. 66




Fig. 67




FIG. 68

FIG. 68




FIG. 69




Fig. 70. 1000000




FIG. 71




FIG. 72




FIG. 5a3600




FIG. 74





Fig. 5.27.600






FIG. 77




FIG. 77

FIG. 78 (a)




FIG. 78 (b)




FIG. 78 (c)




FIG. 78 (d)




FIG. 78 (e)



FIG. 78 (f)




FIG. 78 (g)




FIG. 78 (h)




FIG. 78 (i)




FIG. 78 (j)





FIG. 78 (k)






FIG. 80 (a)




FIG. 80(b)




FIG. 80 (a)

FIG. 81(a) FIG. 81(b)





FIG. 82

FIG. 82




FIG. 83

FIG. 83




FIG. 84




FIG. 84

FIG. 85




FIG. 85

FIG. 86(a)




FIG. 86(b)




FIG. 87




FIG. 88




FIG. 88

FIG. 90




FIG. 91





FIG. 92



09851885-0001

FIG. 93

FIG. 93




FIG. 94

100050 58615860






FIG. 95





769.1




FIG. 98




FIG. 99

FIG. 99




FIG. 100

FIG. 100





FIG. 101



00001895 00000001





FIG. 103



00000000 00000000 00000000 00000000

FIG. 104

FIG. 104




FIG. 105





FIG. 106 (a)



FIG. 106 (b)



F I G. 1 0 7




FIG. 107

FIG. 108




FIG. 109

10050 505T5000




FIG. 110




FIG. 111




FIG. 112

1000000 5000000





FIG. 113



00041085 050904
706050 58615800

FIG. 114

FIG. 114





FIG. 115



09051000 050001
100050 5007500

FIG. 116





FIG. 117



000050-00000000

FIG. 118

FIG. 118





FIG. 119

FIG. 119

INSUFFICIENT CHARGE IN
IMAGE SIGNAL LINE




[illegible]

FIG. 121

FIG. 121




FIG. 122




FIG. 123




FIG. 124

FIG. 124





FIG. 125



106050 58075000

FIG. 126






FIG. 126

FIG. 127



106050 5087500

FIG. 129



00054985-050000
106050-56875660

FIG. 130




FIG. 130

FIG. 131





FIG. 131

FIG. 132






FIG. 34





FIG. 135



106050-56875000

FIG. 501356




Fig. 137




FIG. 338




FIG. 504399




FIG. 304a

